



**Figure 1**



**Figure 2A**



**Figure 2B**






Figure 3A



**Figure 3B**

Figure 3B illustrates the internal logic of a configuration register (CFG1) and its corresponding truth table.



**EQUALS**






Figure 4A




□ : BC Tab Network

Figure 4B


10021744-120501



**Figure 4C**




**Figure 5**




**Figure 6A**


105024 - 4112730000




**Figure 6B**




**Figure 7A**



**Figure 7B**




**Figure 7C**



EQUALS

**Figure 8A:** Layout Floor Plan for a Logic Block



**Figure 8B: Layout Floor Plan for a 2x2 Logic Block with Associated MLAs**




Figure 9 Example of Contiguous Memory and Passgate Array Layout organization

